


**Instruction Set****6. INSTRUCTION SET**

This section summarizes the 6x86 CPU instruction set and provides detailed information on the instruction encodings. All instructions are listed in the CPU Instruction Set Summary Table (Table 6-20, Page 6-14), and the FPU Instruction Set Summary Table (Table 6-22, Page 6-30). These tables provide information on the instruction encoding, and the instruction clock counts for each instruction. The clock count values for both tables are based on the assumptions described in Section 6.3.

6.1 Instruction Set Summary

Depending on the instruction, the 6x86 CPU instructions follow the general instruction format shown in Figure 6-1. These instructions vary in length and can start at any byte address. An instruction consists of one or more bytes that can include: prefix byte(s), at least one opcode byte(s), mod r/m byte, s-i-b byte, address displacement byte(s) and immediate data byte(s). An instruction can be as short as one byte and as long as 15 bytes. If there are more than 15 bytes in the instruction a general protection fault (error code of 0) is generated.

**Figure 6-1. Instruction Set Format**

6.2 General Instruction Fields

The fields in the general instruction format at the byte level are listed in Table 6-1.

Table 6-1. Instruction Fields

FIELD NAME	DESCRIPTION	WIDTH
Optional Prefix Byte(s)	Specifies segment register override, address and operand size, repeat elements in string instruction, LOCK# assertion.	1 or more bytes
Opcode Byte(s)	Identifies instruction operation.	1 or 2 bytes
mod and r/m Byte	Address mode specifier.	1 byte
s-i-b Byte	Scale factor, Index and Base fields.	1 byte
Address Displacement	Address displacement operand.	1, 2 or 4 bytes
Immediate data	Immediate data operand.	1, 2 or 4 bytes

6.2.1 Optional Prefix Bytes

Prefix bytes can be placed in front of any instruction. The prefix modifies the operation of the next instruction only. When more than one prefix is used, the order is not important. There are five type of prefixes as follows:

1. Segment Override explicitly specifies which segment register an instruction will use for effective address calculation.
2. Address Size switches between 16- and 32-bit addressing. Selects the inverse of the default.
3. Operand Size switches between 16- and 32-bit operand size. Selects the inverse of the default.
4. Repeat is used with a string instruction which causes the instruction to be repeated for each element of the string.
5. Lock is used to assert the hardware LOCK# signal during execution of the instruction.

Table 6-2 lists the encodings for each of the available prefix bytes.

Table 6-2. Instruction Prefix Summary

PREFIX	ENCODING	DESCRIPTION
ES:	26h	Override segment default, use ES for memory operand
CS:	2Eh	Override segment default, use CS for memory operand
SS:	36h	Override segment default, use SS for memory operand
DS:	3Eh	Override segment default, use DS for memory operand
FS:	64h	Override segment default, use FS for memory operand
GS:	65h	Override segment default, use GS for memory operand
Operand Size	66h	Make operand size attribute the inverse of the default
Address Size	67h	Make address size attribute the inverse of the default
LOCK	F0h	Assert LOCK# hardware signal.
REPNE	F2h	Repeat the following string instruction.
REP/REPE	F3h	Repeat the following string instruction.

6.2.2 Opcode Byte

The opcode field specifies the operation to be performed by the instruction. The opcode field is either one or two bytes in length and may be further defined by additional bits in the mod r/m byte. Some operations have more than one opcode, each specifying a different form of the operation. Some opcodes name instruction groups. For example, opcode 80h names a group of operations that have an immediate operand and a register or memory operand. The reg field may appear in the second opcode byte or in the mod r/m byte.

6.2.2.1 w Field

The 1-bit w field (Table 6-11) selects the operand size during 16 and 32 bit data operations.

Table 6-3. w Field Encoding

w FIELD	OPERAND SIZE	
	16-BIT DATA OPERATIONS	32-BIT DATA OPERATIONS
0	8 Bits	8 Bits
1	16 Bits	32 Bits

6.2.2.2 d Field

The d field (Table 6-4) determines which operand is taken as the source operand and which operand is taken as the destination.

Table 6-4. d Field Encoding

d FIELD	DIRECTION OF OPERATON	SOURCE OPERAND	DESTINATION OPERAND
0	Register --> Register or Register --> Memory	reg	mod r/m or mod ss-index-base
1	Register --> Register or Memory --> Register	mod r/m or mod ss-index-base	reg

6.2.2.3 s Field

The s field (Table 6-5) determines the size of the immediate data field. If the S bit is set, the immediate field of the OP code is 8-bits wide and is sign extended to match the operand size of the opcode.

Table 6-5. s Field Encoding

s FIELD	Immediate Field Size		
	8-Bit Operand Size	16-Bit Operand Size	32-Bit Operand Size
0 (or not present)	8 bits	16 bits	32 bits
1	8 bits	8 bits (sign extended)	8 bits (sign extended)

6.2.2.4 eee Field

The eee field (Table 6-6) is used to select the control, debug and test registers in the MOV instructions. The type of register and base registers selected by the eee field are listed in Table 6-6. The values shown in Table 6-6 are the only valid encodings for the eee bits.

Table 6-6. eee Field Encoding

eee FILED	REGISTER TYPE	BASE REGISTER
000	Control Register	CR0
010	Control Register	CR2
011	Control Register	CR3
000	Debug Register	DR0
001	Debug Register	DR1
010	Debug Register	DR2
011	Debug Register	DR3
110	Debug Register	DR6
111	Debug Register	DR7
011	Test Register	TR3
100	Test Register	TR4
101	Test Register	TR5
110	Test Register	TR6
111	Test Register	TR7



6.2.3 mod and r/m Byte

The mod and r/m fields (Table 6-7), within the mod r/m byte, select the type of memory addressing to be used. Some instructions use a fixed addressing mode (e.g., PUSH or POP) and therefore, these fields are not present. Table 6-7 lists the addressing method when 16-bit addressing is used and a mod r/m byte is present. Some mod r/m field encodings are dependent on the w field and are shown in Table 6-8 (Page 6-7).

Table 6-7. mod r/m Field Encoding

mod and r/m fields	16-BIT ADDRESS MODE with mod r/m Byte	32-BIT ADDRESS MODE with mod r/m Byte and No s-i-b Byte Present
00 000	DS:[BX+SI]	DS:[EAX]
00 001	DS:[BX+DI]	DS:[ECX]
00 010	DS:[BP+SI]	DS:[EDX]
00 011	DS:[BP+DI]	DS:[EBX]
00 100	DS:[SI]	s-i-b is present (See 6.2.4 (Page 6-9))
00 101	DS:[DI]	DS:[d32]
00 110	DS:[d16]	DS:[ESI]
00 111	DS:[BX]	DS:[EDI]
<hr/>		
01 000	DS:[BX+SI+d8]	DS:[EAX+d8]
01 001	DS:[BX+DI+d8]	DS:[ECX+d8]
01 010	DS:[BP+SI+d8]	DS:[EDX+d8]
01 011	DS:[BP+DI+d8]	DS:[EBX+d8]
01 100	DS:[SI+d8]	s-i-b is present (See 6.2.4 (Page 6-9))
01 101	DS:[DI+d8]	SS:[EBP+d8]
01 110	SS:[BP+d8]	DS:[ESI+d8]
01 111	DS:[BX+d8]	DS:[EDI+d8]
<hr/>		
10 000	DS:[BX+SI+d16]	DS:[EAX+d32]
10 001	DS:[BX+DI+d16]	DS:[ECX+d32]
10 010	DS:[BP+SI+d16]	DS:[EDX+d32]
10 011	DS:[BP+DI+d16]	DS:[EBX+d32]
10 100	DS:[SI+d16]	s-i-b is present (See 6.2.4 (Page 6-9))
10 101	DS:[DI+d16]	SS:[EBP+d32]
10 110	SS:[BP+d16]	DS:[ESI+d32]
10 111	DS:[BX+d16]	DS:[EDI+d32]
<hr/>		
11 000-11 111	See Table 6-7	See Table 6-7

Table 6-8. mod r/m Field Encoding Dependent on w Field

mod r/m	16-BIT OPERATION w = 0	16-BIT OPERATION w = 1	32-BIT OPERATION w = 0	32-BIT OPERATION w = 1
11 000	AL	AX	AL	EAX
11 001	CL	CX	CL	ECX
11 010	DL	DX	DL	EDX
11 011	BL	BX	BL	EBX
11 100	AH	SP	AH	ESP
11 101	CH	BP	CH	EBP
11 110	DH	SI	DH	ESI
11 111	BH	DI	BH	EDI

6.2.3.1 reg Field

The reg field (Table 6-9) determines which general registers are to be used. The selected register is dependent on whether a 16 or 32 bit operation is current and the status of the w bit.

Table 6-9. reg Field

reg	16-BIT OPERATION w Field Not Present	32-BIT OPERATION w Field Not Present	16-BIT OPERATION w = 0	16-BIT OPERATION w = 1	32-BIT OPERATION w = 0	32-BIT OPERATION w = 1
000	AX	EAX	AL	AX	AL	EAX
001	CX	ECX	CL	CX	CL	ECX
010	DX	EDX	DL	DX	DL	EDX
011	BX	EBX	BL	BX	BL	EBX
100	SP	ESP	AH	SP	AH	ESP
101	BP	EBP	CH	BP	CH	EBP
110	SI	ESI	DH	SI	DH	ESI
111	DI	EDI	BH	DI	BH	EDI

6.2.3.2 sreg3 Field

The sreg3 field (Table 6-10) is 3-bit field that is similar to the sreg2 field, but allows use of the FS and GS segment registers.

Table 6-10. sreg3 Field Encoding

sreg3 FIELD	SEGMENT REGISTER SELECTED
000	ES
001	CS
010	SS
011	DS
100	FS
101	GS
110	undefined
111	undefined

6.2.3.3 sreg2 Field

The sreg2 field (Table 6-11) is a 2-bit field that allows one of the four 286-type segment registers to be specified.

Table 6-11. sreg2 Field Encoding

sreg2 FIELD	SEGMENT REGISTER SELECTED
00	ES
01	CS
10	SS
11	DS

6.2.4 s-i-b Byte

The s-i-b fields provide scale factor, indexing and a base field for address selection.

6.2.4.1 ss Field

The ss field (Table 6-12) specifies the scale factor used in the offset mechanism for address calculation. The scale factor multiplies the index value to provide one of the components used to calculate the offset address.

Table 6-12. ss Field Encoding

ss FIELD	SCALE FACTOR
00	x1
01	x2
01	x4
11	x8

6.2.4.2 index Field

The index field (Table 6-13) specifies the index register used by the offset mechanism for offset address calculation. When no index register is used (index field = 100), the ss value must be 00 or the effective address is undefined.

Table 6-13. index Field Encoding

Index FIELD	INDEX REGISTER
000	EAX
001	ECX
010	EDX
011	EBX
100	none
101	EBP
110	ESI
111	EDI

6.2.4.3 Base Field

In Table 6-7 (Page 6-6), the note “s-i-b present” for certain entries forces the use of the mod and base field as listed in Table 6-14. The first two digits in the first column of Table 6-14 identifies the mod bits in the mod r/m byte. The last three digits in the first column of this table identifies the base fields in the s-i-b byte.

Table 6-14. mod base Field Encoding

mod FIELD WITHIN mode/rm BYTE	base FIELD WITHIN s-i-b BYTE	32-BIT ADDRESS MODE with mod r/m and s-i-b Bytes Present
00	000	DS:[EAX+(scaled index)]
00	001	DS:[ECX+(scaled index)]
00	010	DS:[EDX+(scaled index)]
00	011	DS:[EBX+(scaled index)]
00	100	SS:[ESP+(scaled index)]
00	101	DS:[d32+(scaled index)]
00	110	DS:[ESI+(scaled index)]
00	111	DS:[EDI+(scaled index)]
<hr/>		
01	000	DS:[EAX+(scaled index)+d8]
01	001	DS:[ECX+(scaled index)+d8]
01	010	DS:[EDX+(scaled index)+d8]
01	011	DS:[EBX+(scaled index)+d8]
01	100	SS:[ESP+(scaled index)+d8]
01	101	SS:[EBP+(scaled index)+d8]
01	110	DS:[ESI+(scaled index)+d8]
01	111	DS:[EDI+(scaled index)+d8]
<hr/>		
10	000	DS:[EAX+(scaled index)+d32]
10	001	DS:[ECX+(scaled index)+d32]
10	010	DS:[EDX+(scaled index)+d32]
10	011	DS:[EBX+(scaled index)+d32]
10	100	SS:[ESP+(scaled index)+d32]
10	101	SS:[EBP+(scaled index)+d32]
10	110	DS:[ESI+(scaled index)+d32]
10	111	DS:[EDI+(scaled index)+d32]

6.3 CPUID Instruction

The 6x86 CPU executes the CPUID instruction (opcode 0FA2) as documented in this section only if the CPUID bit in the CCR4 configuration register is set. The CPUID instruction may be used by software to determine the vendor and type of CPU.

When the CPUID instruction is executed with EAX = 0, the ASCII characters “CyrixInstead” are placed in the EBX, EDX, and ECX registers as shown in Table 6-15:

Table 6-15. CPUID Data Returned When EAX = 0

REGISTER	CONTENTS (D31 - D0)
EBX	69 72 79 43 i r y C*
EDX	73 6E 49 78 s n I x*
ECX	64 61 65 74 d a e t*

*ASCII equivalent

When the CPUID instruction is executed with EAX = 1, EAX and EDX contain the values shown in Table 6-16.

Table 6-16. CPUID Data Returned When EAX = 1

REGISTER	CONTENTS
EAX(3-0)	0
EAX(7-4)	3
EAX(11-8)	5
EAX(13-12)	0
EAX(31-14)	reserved
EDX	If EDX = 00, FPU not on-chip. If EDX = 01, FPU on-chip.



6.4 Instruction Set Tables

The 6x86 CPU instruction set is presented in two tables: Table 6-20. “6x86 CPU Instruction Set Clock Count Summary” on page 6-14 and Table 6-22. “6x86 FPU Instruction Set Summary” on page 6-30. Additional information concerning the FPU Instruction Set is presented on page 6-29.

6.4.1 Assumptions Made in Determining Instruction Clock Count

The assumptions made in determining instruction clock counts are listed below:

1. All clock counts refer to the internal CPU internal clock frequency. For example, the clock counts for a clock-doubled 6x86 CPU-100 refer to 100 MHz clocks while the external clock is 50 MHz.
2. The instruction has been prefetched, decoded and is ready for execution.
3. Bus cycles do not require wait states.
4. There are no local bus HOLD requests delaying processor access to the bus.
5. No exceptions are detected during instruction execution.
6. If an effective address is calculated, it does not use two general register components. One register, scaling and displacement can be used within the clock count shown.

However, if the effective address calculation uses two general register components, add 1 clock to the clock count shown.

7. All clock counts assume aligned 32-bit memory/IO operands.
8. If instructions access a 32-bit operand that crosses a 64-bit boundary, add 1 clock for read or write and add 2 clocks for read and write.
9. For non-cached memory accesses, add two clocks (6x86 CPU with 2x clock) or four clocks (6x86 CPU with 3x clock). (Assumes zero wait state memory accesses).
10. Locked cycles are not cacheable. Therefore, using the LOCK prefix with an instruction adds additional clocks as specified in paragraph 9 above.
11. No parallel execution of instructions.

6.4.2 CPU Instruction Set Summary Table Abbreviations

The clock counts listed in the CPU Instruction Set Summary Table are grouped by operating mode and whether there is a register/cache hit or a cache miss. In some cases, more than one clock count is shown in a column for a given instruction, or a variable is used in the clock count. The abbreviations used for these conditions are listed in Table 6-17.

Table 6-17. CPU Clock Count Abbreviations

CLOCK COUNT SYMBOL	EXPLANATION
/	Register operand/memory operand.
n	Number of times operation is repeated.
L	Level of the stack frame.
	Conditional jump taken Conditional jump not taken. (e.g. "4 1" = 4 clocks if jump taken, 1 clock if jump not taken)
\	CPL ≤ IOPL \ CPL > IOPL (where CPL = Current Privilege Level, IOPL = I/O Privilege Level)
m	Number of parameters passed on the stack.

6.4.3 CPU Instruction Set Summary Table Flags Table

The CPU Instruction Set Summary Table lists nine flags that are affected by the execution of instructions. The conventions shown in Table 6-18 are used to identify the different flags. Table 6-19 lists the conventions used to indicate what action the instruction has on the particular flag.

Table 6-18. Flag Abbreviations

ABBREVIATION	NAME OF FLAG
OF	Overflow Flag
DF	Direction Flag
IF	Interrupt Enable Flag
TF	Trap Flag
SF	Sign Flag
ZF	Zero Flag
AF	Auxiliary Flag
PF	Parity Flag
CF	Carry Flag

Table 6-19. Action of Instruction on Flag

INSTRUCTION TABLE SYMBOL	ACTION
x	Flag is modified by the instruction.
-	Flag is not changed by the instruction.
0	Flag is reset to "0".
1	Flag is set to "1".
u	Flag is undefined following execution of the instruction.

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
					Reg/ Cache Hit	Real Mode
AAA ASCII Adjust AL after Add	37	u - - - u u x u x	7	7		
AAD ASCII Adjust AX before Divide	D5 0A	u - - - x x u x u	7	7		
AAM ASCII Adjust AX after Multiply	D4 0A	u - - - x x u x u	13-21	13-21		
AAS ASCII Adjust AL after Subtract	3F	u - - - u u x u x	7	7		
ADC Add with Carry		x - - - x x x x x			b	h
Register to Register	1 [00dw] [11 reg r/m]		1	1		
Register to Memory	1 [000w] [mod reg r/m]		1	1		
Memory to Register	1 [001w] [mod reg r/m]		1	1		
Immediate to Register/Memory	8 [00sw] [mod 010 r/m]###		1	1		
Immediate to Accumulator	1 [010w] ###		1	1		
ADD Integer Add		x - - - x x x x x			b	h
Register to Register	0 [00dw] [11 reg r/m]		1	1		
Register to Memory	0 [000w] [mod reg r/m]		1	1		
Memory to Register	0 [001w] [mod reg r/m]		1	1		
Immediate to Register/Memory	8 [00sw] [mod 000 r/m]###		1	1		
Immediate to Accumulator	0 [010w] ###		1	1		
AND Boolean AND		0 - - - x x u x 0			b	h
Register to Register	2 [00dw] [11 reg r/m]		1	1		
Register to Memory	2 [000w] [mod reg r/m]		1	1		
Memory to Register	2 [001w] [mod reg r/m]		1	1		
Immediate to Register/Memory	8 [00sw] [mod 100 r/m]###		1	1		
Immediate to Accumulator	2 [010w] ###		1	1		
ARPL Adjust Requested Privilege Level		- - - - - x - - -		9	a	h
From Register/Memory	63 [mod reg r/m]					
BOUND Check Array Boundaries	62 [mod reg r/m]	- - - - - - - - -	20 11	20+INT 11	b, e	g,h,j,k,r
If Out of Range (Int 5)						
If In Range						
BSF Scan Bit Forward		- - - - - x - - -	3	3	b	h
Register, Register/Memory	0F BC [mod reg r/m]					
BSR Scan Bit Reverse		- - - - - x - - -	3	3	b	h
Register, Register/Memory	0F BD [mod reg r/m]					
BSWAP Byte Swap	0F C[1 reg]	- - - - - - - - -	4	4		
BT Test Bit		- - - - - - - - x			b	h
Register/Memory, Immediate	0F BA [mod 100 r/m]#		2	2		
Register/Memory, Register	0F A3 [mod reg r/m]		5/6	5/6		
BTC Test Bit and Complement		- - - - - - - - x			b	h
Register/Memory, Immediate	0F BA [mod 111 r/m]#		3	3		
Register/Memory, Register	0F BB [mod reg r/m]		5/6	5/6		

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined



Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS OF DF IF TF SF ZF AF PF CF	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			Reg/ Cache Hit	Reg/ Cache Hit	Real Mode	Protected Mode
BTR Test Bit and Reset Register/Memory, Immediate Register/Memory, Register	0F BA [mod 110 r/m]# 0F B3 [mod reg r/m]	- - - - - - - x	3 5/6	3 5/6	b	h
BTS Test Bit and Set Register/Memory Register (short form)	0F BA [mod 101 r/m] 0F AB [mod reg r/m]	- - - - - - - x	3 5/6	3 5/6	b	h
CALL Subroutine Call Direct Within Segment Register/Memory Indirect Within Segment Direct Intersegment Call Gate to Same Privilege Call Gate to Different Privilege No Parameters Call Gate to Different Privilege m Par's 16-bit Task to 16-bit TSS 16-bit Task to 32-bit TSS 16-bit Task to V86 Task 32-bit Task to 16-bit TSS 32-bit Task to 32-bit TSS 32-bit Task to V86 Task Indirect Intersegment Call Gate to Same Privilege Call Gate to Different Privilege No Parameters Call Gate to Different Privilege Level m Par's 16-bit Task to 16-bit TSS 16-bit Task to 32-bit TSS 16-bit Task to V86 Task 32-bit Task to 16-bit TSS 32-bit Task to 32-bit TSS 32-bit Task to V86 Task	E8 +++ FF [mod 010 r/m] 9A [unsigned full offset, selector] FF [mod 011 r/m]	- - - - - - - - - -	1 1/3 3 5	1 1/3 4 15 26 35+2m 110 118 96 112 120 98 8 20 31 40+2m 114 122 100 116 124 102	b	h,j,k,r
CBW Convert Byte to Word	98	- - - - - - - - -	3	3		
CDQ Convert Doubleword to Quadword	99	- - - - - - - - -	2	2		
CLC Clear Carry Flag	F8	- - - - - - - - 0	1	1		
CLD Clear Direction Flag	FC	- 0 - - - - - -	7	7		
CLI Clear Interrupt Flag	FA	- - 0 - - - - -	7	7		m
CLTS Clear Task Switched Flag	0F 06	- - - - - - - - -	10	10	c	l
CMC Complement the Carry Flag	F5	- - - - - - - x	2	2		

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode
CMP Compare Integers Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	3 [10dw] [11 reg r/m] 3 [101w] [mod reg r/m] 3 [100w] [mod reg r/m] 8 [00sw] [mod 111 r/m] ### 3 [110w] ###	x - - - x x x x x	1 1 1 1 1	1 1 1 1 1	b	h
CMPS Compare String	A [011w]	x - - - x x x x x	5	5	b	h
CMPXCHG Compare and Exchange Register1, Register2 Memory, Register	0F B [000w] [11 reg2 reg1] 0F B [000w] [mod reg r/m]	x - - - x x x x x	11 11	11 11		
CPUD CPU Identification	0F A2	- - - - - - - - -	12	12		
CWD Convert Word to Doubleword	99	- - - - - - - - -	2	2		
CWDE Convert Word to Doubleword Extended	98	- - - - - - - - -	2	2		
DAA Decimal Adjust AL after Add	27	- - - - x x x x x	9	9		
DAS Decimal Adjust AL after Subtract	2F	- - - - x x x x x	9	9		
DEC Decrement by 1 Register/Memory Register (short form)	F [111w] [mod 001 r/m] 4 [1 reg]	x - - - x x x x -	1 1	1 1	b	h
DIV Unsigned Divide Accumulator by Register/Memory Divisor: Byte Word Doubleword	F [011w] [mod 110 r/m]	- - - - x x u u -	13-17 13-25 13-41	13-17 13-25 13-41	b,e	e,h
ENTER Enter New Stack Frame Level = 0 Level = 1 Level (L) > 1	C8 ##,#	- - - - - - - - -	10 13 10+L*3	10 13 10+L*3	b	h
HLT Halt	F4	- - - - - - - - -	5	5		1
IDIV Integer (Signed) Divide Accumulator by Register/Memory Divisor: Byte Word Doubleword	F [011w] [mod 111 r/m]	- - - - x x u u -	16-20 16-28 17-45	16-20 16-28 17-45	b,e	e,h

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined



Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode
IMUL Integer (Signed) Multiply Accumulator by Register/Memory Multiplier: Byte Word Doubleword Register with Register/Memory Multiplier: Word Doubleword Register/Memory with Immediate to Register2 Multiplier: Word Doubleword	F [011w] [mod 101 r/m] OF AF [mod reg r/m] 6 [10s1] [mod reg r/m] ###	x - - - x x u u x	4 4 10 4 10 5 11	4 4 10 4 10 5 11	b	h
IN Input from I/O Port Fixed Port Variable Port	E [010w] [#] E [110w]	- - - - - - - - -	14 14	14/28 14/28		m
INC Increment by 1 Register/Memory Register (short form)	F [111w] [mod 000 r/m] 4 [0 reg]	x - - - x x x x -	1 1	1 1	b	h
INS Input String from I/O Port	6 [110w]	- - - - - - - - -	14	14/28	b	h,m
INT Software Interrupt INT i Protected Mode: Interrupt or Trap to Same Privilege Interrupt or Trap to Different Privilege 16-bit Task to 16-bit TSS by Task Gate 16-bit Task to 32-bit TSS by Task Gate 16-bit Task to V86 by Task Gate 16-bit Task to 16-bit TSS by Task Gate 32-bit Task to 32-bit TSS by Task Gate 32-bit Task to V86 by Task Gate V86 to 16-bit TSS by Task Gate V86 to 32-bit TSS by Task Gate V86 to Privilege 0 by Trap Gate/Int Gate	CD #	- - x 0 - - - - -	9		b,e	g,j,k,r

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode
INT Software Interrupt (Continued) INT 3 INTO If OF==0 If OF==1 (INT 4)	CC CE	- - x 0 - - - -	INT 6	INT 6 15+INT	b,e	g,j,k,r
INVD Invalidate Cache	0F 08	- - - - - - - -	12	12	t	t
INVLPG Invalidate TLB Entry	0F 01 [mod 111 r/m]	- - - - - - - -	13	13		
IRET Interrupt Return Real Mode Protected Mode: Within Task to Same Privilege Within Task to Different Privilege 16-bit Task to 16-bit Task 16-bit Task to 32-bit TSS 16-bit Task to V86 Task 32-bit Task to 16-bit TSS 32-bit Task to 32-bit TSS 32-bit Task to V86 Task	CF	x x x x x x x x x x	7	10 26 117 125 103 119 127 105		g,h,j,k,r
JB/JNAE/JC Jump on Below/Not Above or Equal/Carry 8-bit Displacement Full Displacement	72 + 0F 82 +++	- - - - - - - -	1 1	1 1		r
JBE/JNA Jump on Below or Equal/Not Above 8-bit Displacement Full Displacement	76 + 0F 86 +++	- - - - - - - -	1 1	1 1		r
JCXZ/JECXZ Jump on CX/ECX Zero	E3 +	- - - - - - - -	1	1		r
JE/JZ Jump on Equal/Zero 8-bit Displacement Full Displacement	74 + 0F 84 +++	- - - - - - - -	1 1	1 1		r
JL/JNGE Jump on Less/Not Greater or Equal 8-bit Displacement Full Displacement	7C + 0F 8C +++	- - - - - - - -	1 1	1 1		r
JLE/JNG Jump on Less or Equal/Not Greater 8-bit Displacement Full Displacement	7E + 0F 8E +++	- - - - - - - -	1 1	1 1		r

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES		
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode	Protected Mode
JMP Unconditional Jump			- - - - -				
8-bit Displacement	EB +			1	1	b	
Full Displacement	E9 +++			1	1		
Register/Memory Indirect Within Segment	FF [mod 100 r/m]			1/3	1/3		
Direct Intersegment	EA [unsigned full offset, selector]			1	4		
Call Gate Same Privilege Level							
16-bit Task to 16-bit TSS					14		
16-bit Task to 32-bit TSS					110		
16-bit Task to V86 Task					118		
32-bit Task to 16-bit TSS					96		
32-bit Task to 32-bit TSS					112		
32-bit Task to V86 Task					120		
Indirect Intersegment					98		
Call Gate Same Privilege Level	FF [mod 101 r/m]				7		
16-bit Task to 16-bit TSS					17		
16-bit Task to 32-bit TSS					113		
16-bit Task to V86 Task					121		
32-bit Task to 16-bit TSS					99		
32-bit Task to 32-bit TSS					115		
32-bit Task to V86 Task					123		
					101		
JNB/JAE/JNC Jump on Not Below/Above or Equal/Not Carry			- - - - -			r	
8-bit Displacement	73 +			1	1		
Full Displacement	0F 83 +++			1	1		
JNBE/JA Jump on Not Below or Equal/Above			- - - - -			r	
8-bit Displacement	77 +			1	1		
Full Displacement	0F 87 +++			1	1		
JNE/JNZ Jump on Not Equal/Not Zero			- - - - -			r	
8-bit Displacement	75 +			1	1		
Full Displacement	0F 85 +++			1	1		
JNL/JGE Jump on Not Less/Greater or Equal			- - - - -			r	
8-bit Displacement	7D +			1	1		
Full Displacement	0F 8D +++			1	1		
JNLE/JG Jump on Not Less or Equal/Greater			- - - - -			r	
8-bit Displacement	7F +			1	1		
Full Displacement	0F 8F +++			1	1		

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode
JNO Jump on Not Overflow 8-bit Displacement Full Displacement	71 + 0F 81 +++	- - - - - - -	1 1	1 1		r
JNP/JPO Jump on Not Parity/Parity Odd 8-bit Displacement Full Displacement	7B + 0F 8B +++	- - - - - - -	1 1	1 1		r
JNS Jump on Not Sign 8-bit Displacement Full Displacement	79 + 0F 89 +++	- - - - - - -	1 1	1 1		r
JO Jump on Overflow 8-bit Displacement Full Displacement	70 + 0F 80 +++	- - - - - - -	1 1	1 1		r
JP/JPE Jump on Parity/Parity Even 8-bit Displacement Full Displacement	7A + 0F 8A +++	- - - - - - -	1 1	1 1		r
JS Jump on Sign 8-bit Displacement Full Displacement	78 + 0F 88 +++	- - - - - - -	1 1	1 1		r
LAHF Load AH with Flags	9F	- - - - - - -	2	2		
LAR Load Access Rights From Register/Memory	0F 02 [mod reg r/m]	- - - - - x - -		8	a	g,h,j,p
LDS Load Pointer to DS	C5 [mod reg r/m]	- - - - - - -	2	4	b	h,i,j
LEA Load Effective Address No Index Register With Index Register	8D [mod reg r/m]	- - - - - - -	1 1	1 1		
LEAVE Leave Current Stack Frame	C9	- - - - - - -	4	4	b	h
LES Load Pointer to ES	C4 [mod reg r/m]	- - - - - - -	2	4	b	h,i,j
LFS Load Pointer to FS	0F B4 [mod reg r/m]	- - - - - - -	2	4	b	h,i,j
LGDT Load GDT Register	0F 01 [mod 010 r/m]	- - - - - - -	8	8	b,c	h,l
LGS Load Pointer to GS	0F B5 [mod reg r/m]	- - - - - - -	2	4	b	h,i,j
LIDT Load IDT Register	0F 01 [mod 011 r/m]	- - - - - - -	8	8	b,c	h,l
LLDT Load LDT Register From Register/Memory	0F 00 [mod 010 r/m]	- - - - - - -	5	5	a	g,h,j,l
LMSW Load Machine Status Word From Register/Memory	0F 01 [mod 110 r/m]	- - - - - - -	13	13	b,c	h,l
LODS Load String	A [110 w]	- - - - - - -	3	3	b	h
LOOP Offset Loop/No Loop	E2 +	- - - - - - -	1	1		r

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined



Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode
LOOPNZ/LOOPNE Offset	E0 +	- - - - - - - - - -	1	1		r
LOOPZ/LOOPE Offset	E1 +	- - - - - - - - - -	1	1		r
LSL Load Segment Limit From Register/Memory	0F 03 [mod reg r/m]	- - - - - x - - -		8	a	g,h,j,p
LSS Load Pointer to SS	0F B2 [mod reg r/m]	- - - - - - - - - -	2	4	a	h,i,j
LTR Load Task Register From Register/Memory	0F 00 [mod 011 r/m]	- - - - - - - - - -		7	a	g,h,j,l
MOV Move Data Register to Register Register to Memory Register/Memory to Register Immediate to Register/Memory Immediate to Register (short form) Memory to Accumulator (short form) Accumulator to Memory (short form) Register/Memory to Segment Register Segment Register to Register/Memory	8 [10dw] [11 reg r/m] 8 [100w] [mod reg r/m] 8 [101w] [mod reg r/m] C [011w] [mod 000 r/m] ### B [w reg] ### A [000w] +++ A [001w] +++ 8E [mod sreg3 r/m] 8C [mod sreg3 r/m]	- - - - - - - - - -	1 1 1 1 1 1 1 1 1	1 1 1 1 1 1 1 1/3 1	b	h,i,j
MOV Move to/from Control/Debug/Test Regs Register to CR0/CR2/CR3 CR0/CR2/CR3 to Register Register to DR0-DR3 DR0-DR3 to Register Register to DR6-DR7 DR6-DR7 to Register Register to TR3-5 TR3-5 to Register Register to TR6-TR7 TR6-TR7 to Register	0F 22 [11 eee reg] 0F 20 [11 eee reg] 0F 23 [11 eee reg] 0F 21 [11 eee reg] 0F 23 [11 eee reg] 0F 21 [11 eee reg] 0F 26 [11 eee reg] 0F 24 [11 eee reg] 0F 26 [11 eee reg] 0F 24 [11 eee reg]	- - - - - - - - - -	20/5/5 6 16 14 16 14 10 5 10 6	20/5/5 6 16 14 16 14 10 5 10 6		l
MOVS Move String	A [010w]	- - - - - - - - - -	4	4	b	h
MOVsx Move with Sign Extension Register from Register/Memory	0F B[111w] [mod reg r/m]	- - - - - - - - - -	1	1	b	h
MOVzx Move with Zero Extension Register from Register/Memory	0F B[011w] [mod reg r/m]	- - - - - - - - - -	1	1	b	h

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode
MUL Unsigned Multiply Accumulator with Register/Memory Multiplier: Byte Word Doubleword	F [011w] [mod 100 r/m]	x - - - x x u u x	4 4 10	4 4 10	b	h
NEG Negate Integer	F [011w] [mod 011 r/m]	x - - - x x x x x	1	1	b	h
NOP No Operation	90	- - - - - - - - -	1	1		
NOT Boolean Complement	F [011w] [mod 010 r/m]	- - - - - - - - -	1	1	b	h
OIO Official Invalid OpCode	0F FF	- - x 0 - - - -	1	8 - 125		
OR Boolean OR Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator	0 [10dw] [11 reg r/m] 0 [100w] [mod reg r/m] 0 [101w] [mod reg r/m] 8 [00sw] [mod 001 r/m] ### 0 [110w] ###	0 - - - x x u x 0	1 1 1 1 1	1 1 1 1 1	b	h
OUT Output to Port Fixed Port Variable Port	E [011w] # E [111w]	- - - - - - - - -	14 14	14/28 14/28		m
OUTS Output String	6 [111w]	- - - - - - - - -	14	14/28	b	h,m
POP Pop Value off Stack Register/Memory Register (short form) Segment Register (ES, SS, DS) Segment Register (FS, GS)	8F [mod 000 r/m] 5 [1 reg] [000 sreg2 111] 0F [10 sreg3 001]	- - - - - - - - -	1 1 1 1	1 1 3 3	b	h,i,j
POPA Pop All General Registers	61	- - - - - - - - -	6	6	b	h
POPF Pop Stack into FLAGS	9D	x x x x x x x x x	9	9	b	h,n
PREFIX BYTES Assert Hardware LOCK Prefix Address Size Prefix Operand Size Prefix Segment Override Prefix CS DS ES FS GS SS	F0 67 66 2E 3E 26 64 65 36	- - - - - - - - -				m

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined



CPU Instruction Set Summary

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS OF DF IF TF SF ZF AF PF CF	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			Reg/ Cache Hit	Reg/ Cache Hit	Real Mode	Protected Mode
PUSH Push Value onto Stack Register/Memory Register (short form) Segment Register (ES, CS, SS, DS) Segment Register (FS, GS) Immediate	FF [mod 110 r/m] 5 [0 reg] [000 sreg2 110] 0F [10 sreg3 000] 6 [10s0] ###	- - - - - - - -	1 1 1 1 1	1 1 1 1 1	b	h
PUSHA Push All General Registers	60	- - - - - - - -	6	6	b	h
PUSHF Push FLAGS Register	9C	- - - - - - - -	2	2	b	h
RCL Rotate Through Carry Left Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 010 r/m] D [001w] [mod 010 r/m] C [000w] [mod 010 r/m] #	x - - - - - - - x u - - - - - - - x u - - - - - - - x	3 8 8	3 8 8	b	h
RCR Rotate Through Carry Right Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 011 r/m] D [001w] [mod 011 r/m] C [000w] [mod 011 r/m] #	x - - - - - - - x u - - - - - - - x u - - - - - - - x	4 9 9	4 9 9	b	h
REP INS Input String	F3 6[110w]	- - - - - - - -	12+5n	12+5n\\ 28+5n	b	h,m
REP LODS Load String	F3 A[110w]	- - - - - - - -	10+n	10+n	b	h
REP MOVS Move String	F3 A[010w]	- - - - - - - -	9+n	9+n	b	h
REP OUTS Output String	F3 6[111w]	- - - - - - - -	12+5n	12+5n\\ 28+5n	b	h,m
REP STOS Store String	F3 A[101w]	- - - - - - - -	10+n	10+n	b	h
REPE CMPS Compare String (Find non-match)	F3 A[011w]	x - - - x x x x x	10+2n	10+2n	b	h
REPE SCAS Scan String (Find non-AL/AX/EAX)	F3 A[111w]	x - - - x x x x x	10+2n	10+2n	b	h
REPNE CMPS Compare String (Find match)	F2 A[011w]	x - - - x x x x x	10+2n	10+2n	b	h
REPNE SCAS Scan String (Find AL/AX/EAX)	F2 A[111w]	x - - - x x x x x	10+2n	10+2n	b	h
RET Return from Subroutine Within Segment Within Segment Adding Immediate to SP Intersegment Intersegment Adding Immediate to SP Protected Mode: Different Privilege Level Intersegment Intersegment Adding Immediate to SP	C3 C2 ## CB CA ##	- - - - - - - -	3 4 4 4	3 4 7 7	b	g,h,j,k,r
				23 23		

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode
ROL Rotate Left Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D[000w] [mod 000 r/m] D[001w] [mod 000 r/m] C[000w] [mod 000 r/m] #	x - - - - - - - x u - - - - - - - x u - - - - - - - x	1 2 1	1 2 1	b	h
ROR Rotate Right Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D[000w] [mod 001 r/m] D[001w] [mod 001 r/m] C[000w] [mod 001 r/m] #	x - - - - - - - x u - - - - - - - x u - - - - - - - x	1 2 1	1 2 1	b	h
RSDC Restore Segment Register and Descriptor	0F 79 [mod sreg3 r/m]	- - - - - - - -	6	6	s	s
RSLDT Restore LDTR and Descriptor	0F 7B [mod 000 r/m]	- - - - - - - -	6	6	s	s
RSM Resume from SMM Mode	0F AA	x x x x x x x x x	40	40	s	s
RSTS Restore TSR and Descriptor	0F 7D [mod 000 r/m]	- - - - - - - -	6	6	s	s
SAHF Store AH in FLAGS	9E	- - - - x x x x x	1	1		
SAL Shift Left Arithmetic Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D[000w] [mod 100 r/m] D[001w] [mod 100 r/m] C[000w] [mod 100 r/m] #	x - - - x x u x x u - - - x x u x x u - - - x x u x x	1 2 1	1 2 1	b	h
SAR Shift Right Arithmetic Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D[000w] [mod 111 r/m] D[001w] [mod 111 r/m] C[000w] [mod 111 r/m] #	x - - - x x u x x u - - - x x u x x u - - - x x u x x	1 2 1	1 2 1	b	h
SBB Integer Subtract with Borrow Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator (short form)	1[10dw] [11 reg r/m] 1[100w] [mod reg r/m] 1[101w] [mod reg r/m] 8[00sw] [mod 011 r/m] ### 1[110w] ###	x - - - x x x x x	1 1 1 1 1	1 1 1 1 1	b	h
SCAS Scan String	A [111w]	x - - - x x x x x	2	2	b	h
SETB/SETNAE/SETC Set Byte on Below/Not Above or Equal/Carry To Register/Memory	0F 92 [mod 000 r/m]	- - - - - - - -	1	1		h
SETBE/SETNA Set Byte on Below or Equal/Not Above To Register/Memory	0F 96 [mod 000 r/m]	- - - - - - - -	1	1		h
SETE/SETZ Set Byte on Equal/Zero To Register/Memory	0F 94 [mod 000 r/m]	- - - - - - - -	1	1		h
SETL/SETNGE Set Byte on Less/Not Greater or Equal To Register/Memory	0F 9C [mod 000 r/m]	- - - - - - - -	1	1		h

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined



Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS OF DF IF TF SF ZF AF PF CF	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			Reg/ Cache Hit	Reg/ Cache Hit	Real Mode	Protected Mode
SETLE/SETNG Set Byte on Less or Equal/Not Greater To Register/Memory	0F 9E [mod 000 r/m]	- - - - -	1	1		h
SETNB/SETAE/SETNC Set Byte on Not Below/Above or Equal/Not Carry To Register/Memory	0F 93 [mod 000 r/m]	- - - - -	1	1		h
SETNBE/SETA Set Byte on Not Below or Equal/Above To Register/Memory	0F 97 [mod 000 r/m]	- - - - -	1	1		h
SETNE/SETNZ Set Byte on Not Equal/Not Zero To Register/Memory	0F 95 [mod 000 r/m]	- - - - -	1	1		h
SETNL/SETGE Set Byte on Not Less/Greater or Equal To Register/Memory	0F 9D [mod 000 r/m]	- - - - -	1	1		h
SETNLE/SETG Set Byte on Not Less or Equal/Greater To Register/Memory	0F 9F [mod 000 r/m]	- - - - -	1	1		h
SETNO Set Byte on Not Overflow To Register/Memory	0F 91 [mod 000 r/m]	- - - - -	1	1		h
SETNP/SETPO Set Byte on Not Parity/Parity Odd To Register/Memory	0F 9B [mod 000 r/m]	- - - - -	1	1		h
SETNS Set Byte on Not Sign To Register/Memory	0F 99 [mod 000 r/m]	- - - - -	1	1		h
SETO Set Byte on Overflow To Register/Memory	0F 90 [mod 000 r/m]	- - - - -	1	1		h
SETP/SETPE Set Byte on Parity/Parity Even To Register/Memory	0F 9A [mod 000 r/m]	- - - - -	1	1		h
SETS Set Byte on Sign To Register/Memory	0F 98 [mod 000 r/m]	- - - - -	1	1		h
SGDT Store GDT Register To Register/Memory	0F 01 [mod 000 r/m]	- - - - -	4	4	b,c	h
SHL Shift Left Logical Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 100 r/m] D [001w] [mod 100 r/m] C [000w] [mod 100 r/m] #	x - - - x x u x x u - - - x x u x x u - - - x x u x x	1 2 1	1 2 1	b	h
SHLD Shift Left Double Register/Memory by Immediate Register/Memory by CL	0F A4 [mod reg r/m] # 0F A5 [mod reg r/m]	u - - - x x u x x	4 5	4 5	b	h

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined

Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			OF DF IF TF SF ZF AF PF CF	Reg/ Cache Hit	Reg/ Cache Hit	Real Mode
SHR Shift Right Logical Register/Memory by 1 Register/Memory by CL Register/Memory by Immediate	D [000w] [mod 101 r/m] D [001w] [mod 101 r/m] C [000w] [mod 101 r/m] #	x - - - - x x u x x u - - - - x x u x x u - - - - x x u x x	1 2 1	1 2 1	b	h
SHRD Shift Right Double Register/Memory by Immediate Register/Memory by CL	OF AC [mod reg r/m] # OF AD [mod reg r/m]	u - - - - x x u x x	4 5	4 5	b	h
SIDT Store IDT Register To Register/Memory	0F 01 [mod 001 r/m]	- - - - - - - - - -	4	4	b,c	h
SLDT Store LDT Register To Register/Memory	0F 00 [mod 000 r/m]	- - - - - - - - - -		1	a	h
SMINT Software SMM Entry	0F 7E	- - - - - - - - - -	55	55	s	s
SMSW Store Machine Status Word	0F 01 [mod 100 r/m]	- - - - - - - - - -	6	6	b,c	h
STC Set Carry Flag	F9	- - - - - - - - - 1	1	1		
STD Set Direction Flag	FD	- 1 - - - - - - - -	7	7		
STI Set Interrupt Flag	FB	- - 1 - - - - - - -	7	7		m
STOS Store String	A [101w]	- - - - - - - - - -	2	2	b	h
STR Store Task Register To Register/Memory	0F 00 [mod 001 r/m]	- - - - - - - - - -		4	a	h
SUB Integer Subtract Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator (short form)	2 [10dw] [11 reg r/m] 2 [100w] [mod reg r/m] 2 [101w] [mod reg r/m] 8 [00sw] [mod 101 r/m] ### 2 [110w] ###	x - - - - x x x x x 1 1 1 1 1	1 1 1 1 1	1 1 1 1 1	b	h
SVDC Save Segment Register and Descriptor	0F 78 [mod sreg3 r/m]	- - - - - - - - - -	12	12	s	s
SVLDT Save LDTR and Descriptor	0F 7A [mod 000 r/m]	- - - - - - - - - -	12	12	s	s
SVTS Save TSR and Descriptor	0F 7C [mod 000 r/m]	- - - - - - - - - -	14	14	s	s
TEST Test Bits Register/Memory and Register Immediate Data and Register/Memory Immediate Data and Accumulator	8 [010w] [mod reg r/m] F [011w] [mod 000 r/m] ### A [100w] ###	0 - - - - x x u x 0 1 1 1	1 1 1	1 1 1	b	h
VERR Verify Read Access To Register/Memory	0F 00 [mod 100 r/m]	- - - - - x - - -		7	a	g,h,j,p
VERW Verify Write Access To Register/Memory	0F 00 [mod 101 r/m]	- - - - - x - - -		7	a	g,h,j,p
WAIT Wait Until FPU Not Busy	9B	- - - - - - - - - -	5	5		

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined



Table 6-20. 6x86 CPU Instruction Set Clock Count Summary (Continued)

INSTRUCTION	OPCODE	FLAGS OF DF IF TF SF ZF AF PF CF	REAL MODE CLOCK COUNT	PROTECTED MODE CLOCK COUNT	NOTES	
			Reg/ Cache Hit	Reg/ Cache Hit	Real Mode	Protected Mode
WBINVD Write-Back and Invalidate Cache	0F 09	- - - - - - - -	15	15	t	t
XADD Exchange and Add Register1, Register2 Memory, Register	0F C[000w] [11 reg2 reg1] 0F C[000w] [mod reg r/m]	x - - - x x x x x	2 2	2 2		
XCHG Exchange Register/Memory with Register Register with Accumulator	8[011w] [mod reg r/m] 9[0 reg]	- - - - - - - -	2 2	2 2	b,f	f,h
XLAT Translate Byte	D7	- - - - - - - -	4	4		h
XOR Boolean Exclusive OR Register to Register Register to Memory Memory to Register Immediate to Register/Memory Immediate to Accumulator (short form)	3 [00dw] [11 reg r/m] 3 [000w] [mod reg r/m] 3 [001w] [mod reg r/m] 8 [00sw] [mod 110 r/m] ### 3 [010w] ###	0 - - - x x u x 0	1 1 1 1 1	1 1 1 1 1	b	h

= immediate 8-bit data

= immediate 16-bit data

= full immediate 32-bit data (8, 16, 32 bits)

+ = 8-bit signed displacement

+++ = full signed displacement (16, 32 bits)

x = modified

- = unchanged

u = undefined

Instruction Notes for Instruction Set Summary**Notes a through c apply to Real Address Mode only:**

- a. This is a Protected Mode instruction. Attempted execution in Real Mode will result in exception 6 (invalid op-code).
- b. Exception 13 fault (general protection) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum CS, DS, ES, FS, or GS segment limit (FFFFH). Exception 12 fault (stack segment limit violation or not present) will occur in Real Mode if an operand reference is made that partially or fully extends beyond the maximum SS limit.
- c. This instruction may be executed in Real Mode. In Real Mode, its purpose is primarily to initialize the CPU for Protected Mode.
- d. -

Notes e through g apply to Real Address Mode and Protected Virtual Address Mode:

- e. An exception may occur, depending on the value of the operand.
- f. LOCK# is automatically asserted, regardless of the presence or absence of the LOCK prefix.
- g. LOCK# is asserted during descriptor table accesses.

Notes h through r apply to Protected Virtual Address Mode only:

- h. Exception 13 fault will occur if the memory operand in CS, DS, ES, FS, or GS cannot be used due to either a segment limit violation or an access rights violation. If a stack limit is violated, an exception 12 occurs.
- i. For segment load operations, the CPL, RPL, and DPL must agree with the privilege rules to avoid an exception 13 fault. The segment's descriptor must indicate "present" or exception 11 (CS, DS, ES, FS, GS not present). If the SS register is loaded and a stack segment not present is detected, an exception 12 occurs.

Continued on next page...

- j. All segment descriptor accesses in the GDT or LDT made by this instruction will automatically assert LOCK# to maintain descriptor integrity in multiprocessor systems.
- k. JMP, CALL, INT, RET, and IRET instructions referring to another code segment will cause an exception 13, if an applicable privilege rule is violated.
- l. An exception 13 fault occurs if CPL is greater than 0 (0 is the most privileged level).
- m. An exception 13 fault occurs if CPL is greater than IOPL.
- n. The IF bit of the flag register is not updated if CPL is greater than IOPL. The IOPL and VM fields of the flag register are updated only if CPL = 0.
- o. The PE bit of the MSW (CRO) cannot be reset by this instruction. Use MOV into CRO if desiring to reset the PE bit.
- p. Any violation of privilege rules as apply to the selector operand does not cause a Protection exception, rather, the zero flag is cleared.
- q. If the coprocessor's memory operand violates a segment limit or segment access rights, an exception 13 fault will occur before the ESC instruction is executed. An exception 12 fault will occur if the stack limit is violated by the operand's starting address.
- r. The destination of a JMP, CALL, INT, RET, or IRET must be in the defined limit of a code segment or an exception 13 fault will occur.

Note s applies to Cyrix specific SMM instructions:

- s. All memory accesses to SMM space are non-cacheable. An invalid opcode exception 6 occurs unless SMI is enabled and ARR3 size > 0, and CPL = 0 and [SMAC is set or if in an SMI handler].

Note t applies to cache invalidation instructions with the cache operating in write-back mode:

- t. The total clock count is the clock count shown plus the number of clocks required to write all "modified" cache lines to external memory.

6.5 FPU Clock Counts

The CPU is functionally divided into the FPU, and the integer unit. The FPU processes floating point instructions only and does so in parallel with the integer unit.

For example, when the integer unit detects a floating point instruction without memory operands, after two clock cycles the instruction passes to the FPU for execution. The integer unit continues to execute instructions while the FPU executes the floating point instruction. If

another FPU instruction is encountered, the second FPU instruction is placed in the FPU queue. Up to four FPU instructions can be queued. In the event of an FPU exception, while other FPU instructions are queued, the state of the CPU is saved to ensure recovery.

6.5.1 FPU Clock Count Table

The clock counts for the FPU instructions are listed in Table 6-19 (Page 13). The abbreviations used in this table are listed in Table 6-21.

Table 6-21. FPU Clock Count Table Abbreviations

ABBREVIATION	MEANING
n	Stack register number
TOS	Top of stack register pointed to by SSS in the status register.
ST(1)	FPU register next to TOS
ST(n)	A specific FPU register, relative to TOS
M.WI	16-bit integer operand from memory
M.SI	32-bit integer operand from memory
M.LI	64-bit integer operand from memory
M.SR	32-bit real operand from memory
M.DR	64-bit real operand from memory
M.XR	80-bit real operand from memory
M.BCD	18-digit BCD integer operand from memory
CC	FPU condition code
Env Regs	Status, Mode Control and Tag Registers, Instruction Pointer and Operand Pointer

Table 6-22. 6x86 FPU Instruction Set Summary

FPU INSTRUCTION	OP CODE	OPERATION	CLOCK COUNT	NOTES
F2XM1 Function Evaluation $2^X - 1$ FABS Floating Absolute Value	D9 F0 D9 E1	$TOS \leftarrow 2^{TOS-1}$ $TOS \leftarrow TOS $	92 - 108 2	See Note 2
FADD Floating Point Add Top of Stack 80-bit Register 64-bit Real 32-bit Real FADDP Floating Point Add, Pop FIADD Floating Point Integer Add 32-bit integer 16-bit integer	DC [1100 0 n] D8 [1100 0 n] DC [mod 000 r/m] D8 [mod 000 r/m] DE [1100 0 n] DA [mod 000 r/m] DE [mod 000 r/m]	ST(n) \leftarrow ST(n) + TOS TOS \leftarrow TOS + ST(n) TOS \leftarrow TOS + M.DR TOS \leftarrow TOS + M.SR ST(n) \leftarrow ST(n) + TOS; then pop TOS TOS \leftarrow TOS + M.SI TOS \leftarrow TOS + M.WI	4 - 9 4 - 9 4 - 9 4 - 9 4 - 9 8 - 14 8 - 14	
FCHS Floating Change Sign	D9 E0	$TOS \leftarrow - TOS$	2	
FCLEX Clear Exceptions FNCLEX Clear Exceptions	(9B)DB E2 DB E2	Wait then Clear Exceptions Clear Exceptions	5 3	
FCOM Floating Point Compare 80-bit Register 64-bit Real 32-bit Real FCOMP Floating Point Compare, Pop 80-bit Register 64-bit Real 32-bit Real FCOMPP Floating Point Compare, Pop Two Stack Elements FICOM Floating Point Compare 32-bit integer 16-bit integer FICOMP Floating Point Compare 32-bit integer 16-bit integer	D8 [1101 0 n] DC [mod 010 r/m] D8 [mod 010 r/m] D8 [1101 1 n] DC [mod 011 r/m] D8 [mod 011 r/m] DE D9 DA [mod 010 r/m] DE [mod 010 r/m] DA [mod 011 r/m] DE [mod 011 r/m]	CC set by TOS - ST(n) CC set by TOS - M.DR CC set by TOS - M.SR CC set by TOS - ST(n); then pop TOS CC set by TOS - M.DR; then pop TOS CC set by TOS - M.SR; then pop TOS CC set by TOS - ST(1); then pop TOS and ST(1) CC set by TOS - M.WI CC set by TOS - M.SI CC set by TOS - M.WI; then pop TOS CC set by TOS - M.SI; then pop TOS	4 4 4 4 4 4 4 9 - 10 9 - 10 9 - 10 9 - 10	
FCOS Function Evaluation: $\cos(x)$	D9 FF	$TOS \leftarrow \cos(TOS)$	92 - 141	See Note 1
FDECSTP Decrement Stack Pointer	D9 F6	Decrement top of stack pointer	4	
FDIV Floating Point Divide Top of Stack 80-bit Register 64-bit Real 32-bit Real FDIVP Floating Point Divide, Pop FDIVR Floating Point Divide Reversed Top of Stack 80-bit Register 64-bit Real 32-bit Real	DC [1111 1 n] D8 [1111 0 n] DC [mod 110 r/m] D8 [mod 110 r/m] DE [1111 1 n] DC [1111 0 n] D8 [1111 1 n] DC [mod 111 r/m] D8 [mod 111 r/m]	ST(n) \leftarrow ST(n) / TOS TOS \leftarrow TOS / ST(n) TOS \leftarrow TOS / M.DR TOS \leftarrow TOS / M.SR ST(n) \leftarrow ST(n) / TOS; then pop TOS TOS \leftarrow ST(n) / TOS ST(n) \leftarrow TOS / ST(n) TOS \leftarrow M.DR / TOS TOS \leftarrow M.SR / TOS	24 - 34 24 - 34	



FPU clock Counts

Table 6-22. 6x86 FPU Instruction Set Summary (Continued)

FPU INSTRUCTION	OP CODE	OPERATION	CLOCK COUNT	NOTES
FDIVRP Floating Point Divide Reversed, Pop	DE [1111 0 n]	ST(n) \leftarrow TOS / ST(n); then pop TOS	24 - 34	
FIDIV Floating Point Integer Divide 32-bit Integer	DA [mod 110 r/m]	TOS \leftarrow TOS / M.SI	34 - 38	
16-bit Integer	DE [mod 110 r/m]	TOS \leftarrow TOS / M.WI	33 - 38	
FIDIVR Floating Point Integer Divide Reversed 32-bit Integer	DA [mod 111 r/m]	TOS \leftarrow M.SI / TOS	34 - 38	
16-bit Integer	DE [mod 111 r/m]	TOS \leftarrow M.WI / TOS	33 - 38	
FFREE Free Floating Point Register	DD [1100 0 n]	TAG(n) \leftarrow Empty	3	
FINCSTP Increment Stack Pointer	D9 F7	Increment top of stack pointer	2	
FINIT Initialize FPU	(9B)DB E3	Wait then initialize	8	
FNINIT Initialize FPU	DB E3	Initialize	6	
FLD Load Data to FPU Reg. Top of Stack 64-bit Real 32-bit Real	D9 [1100 0 n] DD [mod 000 r/m] D9 [mod 000 r/m]	Push ST(n) onto stack Push M.DR onto stack Push M.SR onto stack	2 2 2	
FBLD Load Packed BCD Data to FPU Reg.	DF [mod 100 r/m]	Push M.BCD onto stack	41 - 45	
FILD Load Integer Data to FPU Reg. 64-bit Integer 32-bit Integer 16-bit Integer	DF [mod 101 r/m] DB [mod 000 r/m] DF [mod 000 r/m]	Push M.LI onto stack Push M.SI onto stack Push M.WI onto stack	4 - 8 4 - 6 3 - 6	
FLD1 Load Floating Const.= 1.0	D9 E8	Push 1.0 onto stack	4	
FLDCW Load FPU Mode Control Register	D9 [mod 101 r/m]	Ctl Word \leftarrow Memory	4	
FLDENV Load FPU Environment	D9 [mod 100 r/m]	Env Regs \leftarrow Memory	30	
FLDL2E Load Floating Const.= $\log_2(e)$	D9 EA	Push $\log_2(e)$ onto stack	4	
FLDL2T Load Floating Const.= $\log_2(10)$	D9 E9	Push $\log_2(10)$ onto stack	4	
FLDLG2 Load Floating Const.= $\log_{10}(2)$	D9 EC	Push $\log_{10}(2)$ onto stack	4	
FLDLN2 Load Floating Const.= $\ln(2)$	D9 ED	Push $\log_e(2)$ onto stack	4	
FLDPi Load Floating Const.= π	D9 EB	Push π onto stack	4	
FLDZ Load Floating Const.= 0.0	D9 EE	Push 0.0 onto stack	4	
FMUL Floating Point Multiply Top of Stack 80-bit Register 64-bit Real 32-bit Real	DC [1100 1 n] D8 [1100 1 n] DC [mod 001 r/m] D8 [mod 001 r/m]	ST(n) \leftarrow ST(n) \times TOS TOS \leftarrow TOS \times ST(n) TOS \leftarrow TOS \times M.DR TOS \leftarrow TOS \times M.SR	4 - 9 4 - 9 4 - 8 4 - 6	
FMULP Floating Point Multiply & Pop	DE [1100 1 n]	ST(n) \leftarrow ST(n) \times TOS; then pop TOS	4 - 9	
FIMUL Floating Point Integer Multiply 32-bit Integer 16-bit Integer	DA [mod 001 r/m] DE [mod 001 r/m]	TOS \leftarrow TOS \times M.SI TOS \leftarrow TOS \times M.WI	9 - 11 8 - 10	
FNOP No Operation	D9 D0	No Operation	2	

Table 6-22. 6x86 FPU Instruction Set Summary (Continued)

FPU INSTRUCTION	OP CODE	OPERATION	CLOCK COUNT	NOTES
FPATAN Function Eval: $\tan^{-1}(y/x)$	D9 F3	ST(1) \leftarrow ATAN[ST(1) / TOS]; then pop TOS	97 - 161	See Note 3
FPREM Floating Point Remainder	D9 F8	TOS \leftarrow Rem[TOS / ST(1)]	82 - 91	
FPREM1 Floating Point Remainder IEEE	D9 F5	TOS \leftarrow Rem[TOS / ST(1)]	82 - 91	
FPTAN Function Eval: $\tan(x)$	D9 F2	TOS \leftarrow TAN(TOS); then push 1.0 onto stack	117 - 129	See Note 1
FRNDINT Round to Integer	D9 FC	TOS \leftarrow Round(TOS)	10 - 20	
FRSTOR Load FPU Environment and Reg.	DD [mod 100 r/m]	Restore state.	56 - 72	
FSAVE Save FPU Environment and Reg	(9B)DD [mod 110 r/m]	Wait then save state.	57 - 67	
FNSAVE Save FPU Environment and Reg	DD [mod 110 r/m]	Save state.	55 - 65	
FSCALE Floating Multiply by 2^n	D9 FD	TOS \leftarrow TOS $\times 2^{(ST(1))}$	7 - 14	
FSIN Function Evaluation: $\sin(x)$	D9 FE	TOS \leftarrow SIN(TOS)	76 - 140	See Note 1
FSINCOS Function Eval.: $\sin(x) \& \cos(x)$	D9 FB	temp \leftarrow TOS; TOS \leftarrow SIN(temp); then push COS(temp) onto stack	145 - 161	See Note 1
FSQRT Floating Point Square Root	D9 FA	TOS \leftarrow Square Root of TOS	59 - 60	
FST Store FPU Register				
Top of Stack	DD [1101 0 n]	ST(n) \leftarrow TOS	2	
80-bit Real	DB [mod 111 r/m]	M.XR \leftarrow TOS	2	
64-bit Real	DD [mod 010 r/m]	M.DR \leftarrow TOS	2	
32-bit Real	D9 [mod 010 r/m]	M.SR \leftarrow TOS	2	
FSTP Store FPU Register, Pop				
Top of Stack	DB [1101 1 n]	ST(n) \leftarrow TOS; then pop TOS	2	
80-bit Real	DB [mod 111 r/m]	M.XR \leftarrow TOS; then pop TOS	2	
64-bit Real	DD [mod 011 r/m]	M.DR \leftarrow TOS; then pop TOS	2	
32-bit Real	D9 [mod 011 r/m]	M.SR \leftarrow TOS; then pop TOS	2	
FBSTP Store BCD Data, Pop	DF [mod 110 r/m]	M.BCD \leftarrow TOS; then pop TOS	57 - 63	
FIST Store Integer FPU Register				
32-bit Integer	DB [mod 010 r/m]	M.SI \leftarrow TOS	8 - 13	
16-bit Integer	DF [mod 010 r/m]	M.WI \leftarrow TOS	7 - 10	
FISTP Store Integer FPU Register, Pop				
64-bit Integer	DF [mod 111 r/m]	M.LI \leftarrow TOS; then pop TOS	10 - 13	
32-bit Integer	DB [mod 011 r/m]	M.SI \leftarrow TOS; then pop TOS	8 - 13	
16-bit Integer	DF [mod 011 r/m]	M.WI \leftarrow TOS; then pop TOS	7 - 10	
FSTCW Store FPU Mode Control Register	(9B)D9 [mod 111 r/m]	Wait Memory \leftarrow Control Mode Register	5	
FNSTCW Store FPU Mode Control Register	D9 [mod 111 r/m]	Memory \leftarrow Control Mode Register	3	
FSTENV Store FPU Environment	(9B)D9 [mod 110 r/m]	Wait Memory \leftarrow Env. Registers	14 - 24	
FNSTENV Store FPU Environment	D9 [mod 110 r/m]	Memory \leftarrow Env. Registers	12 - 22	
FSTSW Store FPU Status Register	(9B)DD [mod 111 r/m]	Wait Memory \leftarrow Status Register	6	
FNSTSW Store FPU Status Register	DD [mod 111 r/m]	Memory \leftarrow Status Register	4	
FSTSW AX Store FPU Status Register to AX	(9B)DF E0	Wait AX \leftarrow Status Register	4	
FNSTSW AX Store FPU Status Register to AX	DF E0	AX \leftarrow Status Register	2	



FPU clock Counts

Table 6-22. 6x86 FPU Instruction Set Summary (Continued)

FPU INSTRUCTION	OP CODE	OPERATION	CLOCK COUNT	NOTES
FSUB Floating Point Subtract Top of Stack 80-bit Register 64-bit Real 32-bit Real	DC [1110 1 n] D8 [1110 0 n] DC [mod 100 r/m] D8 [mod 100 r/m]	ST(n) ← ST(n) - TOS TOS ← TOS - ST(n) TOS ← TOS - M.DR TOS ← TOS - M.SR	4 - 9 4 - 9 4 - 9 4 - 9	
FSUBP Floating Point Subtract, Pop	DE [1110 1 n]	ST(n) ← ST(n) - TOS; then pop TOS	4 - 9	
FSUBR Floating Point Subtract Reverse Top of Stack 80-bit Register 64-bit Real 32-bit Real	DC [1110 0 n] D8 [1110 1 n] DC [mod 101 r/m] D8 [mod 101 r/m]	TOS ← ST(n) - TOS ST(n) ← TOS - ST(n) TOS ← M.DR - TOS TOS ← M.SR - TOS	4 - 9 4 - 9 4 - 9 4 - 9	
FSUBRP Floating Point Subtract Reverse, Pop	DE [1110 0 n]	ST(n) ← TOS - ST(n); then pop TOS	4 - 9	
FISUB Floating Point Integer Subtract 32-bit Integer 16-bit Integer	DA [mod 100 r/m] DE [mod 100 r/m]	TOS ← TOS - M.SI TOS ← TOS - M.WI	14 - 29 14 - 27	
FISUBR Floating Point Integer Subtract Reverse 32-bit Integer Reversed 16-bit Integer Reversed	DA [mod 101 r/m] DE [mod 101 r/m]	TOS ← M.SI - TOS TOS ← M.WI - TOS	14 - 29 14 - 27	
FTST Test Top of Stack	D9 E4	CC set by TOS - 0.0	4	
FUCOM Unordered Compare	DD [1110 0 n]	CC set by TOS - ST(n)	4	
FUCOMP Unordered Compare, Pop	DD [1110 1 n]	CC set by TOS - ST(n); then pop TOS	4	
FUCOMPP Unordered Compare, Pop two elements	DA E9	CC set by TOS - ST(I); then pop TOS and ST(1)	4	
FWAIT Wait	9B	Wait for FPU not busy	2	
FXAM Report Class of Operand	D9 E5	CC ← Class of TOS	4	
FXCH Exchange Register with TOS	D9 [1100 1 n]	TOS ↔ ST(n) Exchange	3	
FXTRACT Extract Exponent	D9 F4	temp ← TOS; TOS ← exponent (temp); then push significant (temp) onto stack	11 - 16	
FLY2X Function Eval. $y \times \log_2(x)$	D9 F1	ST(1) ← ST(1) × Log ₂ (TOS); then pop TOS	145 - 154	
FLY2XP1 Function Eval. $y \times \log_2(x+1)$	D9 F9	ST(1) ← ST(1) × Log ₂ (1+TOS); then pop TOS	131 - 133	See Note 4

FPU Instruction Summary Notes

All references to TOS and ST(n) refer to stack layout prior to execution.

Values popped off the stack are discarded.

A pop from the stack increments the top of stack pointer.

A push to the stack decrements the top of stack pointer.

Note 1:

For FCOS, FSIN, FSINCOS and FPTAN, time shown is for absolute value of $TOS < 3\pi/4$.

Add 90 clock counts for argument reduction if outside this range.

For FCOS, clock count is 141 if $TOS < \pi/4$ and clock count is 92 if $\pi/4 < TOS > \pi/2$.

For FSIN, clock count is 81 to 82 if absolute value of $TOS < \pi/4$.

Note 2:

For F2XM1, clock count is 92 if absolute value of $TOS < 0.5$.

Note 3:

For FPATAN, clock count is 97 if $ST(1)/TOS < \pi/32$.

Note 4:

For FYL2XP1, clock count is 170 if TOS is out of range and regular FYL2X is called.

Note 5:

The following opcodes are reserved by Cyrix:

D9D7, D9E2, D9E7, DDFC, DED8, DEDA, DEDC, DEDD, DEDE, DFFC.

If a reserved opcode is executed, and unpredictable results may occur (exceptions are not generated).



